Abstract-This paper presents an intelligent gate drive for silicon carbide (SiC) devices to fully utilize their potential of high switching-speed capability in a phase-leg configuration. Based on the SiC device's intrinsic properties, a gate assist circuit consisting of two auxiliary transistors with two diodes is introduced to actively control gate voltages and gate loop impedances of both devices in a phase-leg configuration during different switching transients. Compared to conventional gate drives, the proposed circuit has the capability of accelerating the switching speed of the phase-leg power devices and suppressing the crosstalk to below device limits. Based on Wolfspeed 1200-V SiC MOSFETs, the test results demonstrate the effectiveness of this intelligent gate drive under varying operating conditions. More importantly, the proposed intelligent gate assist circuitry is embedded into a gate drive integrated circuit, offering a simple, compact, and reliable solution for end-users to maximize benefits of SiC devices in actual power electronics applications.
with fixed gate voltages and resistors, which must be designed to accommodate tradeoffs between switching behaviors, such as switching speed, switching loss, crosstalk suppression, and switch stresses. To fully utilize the high switching-speed capability of SiC devices in an actual converter, the gate drive circuits should be designed to best serve lower and upper SiC devices in the phase-leg configuration during different switching transients based on the intrinsic characteristics of SiC devices.
SiC switching behavior during turn-on and turn-off transients can be divided into four subintervals: switching delay subinterval, current commutation subinterval (i.e., di/dt transient), voltage commutation subinterval (i.e., dv/dt transient), and finally the ensuing ringing subinterval. Among them, di/dt, dv/dt, and ringing subintervals have a significant impact on switching speed, switching losses, and switch stresses [8] . Specifically during the turn-on transient, the excellent reverse recovery characteristics of SiC devices result in negligible reverse recovery loss even given the high di/dt induced reverse recovery of the device's internal antiparallel diode [6] , [7] . Also, the modest transconductance and large internal gate resistance due to the small chip size of SiC devices as compared to their Si counterparts limit the di/dt as well [6] , [7] . Thus, unlike the design criterion of active gate drives for Si power devices, fast gate drives for SiC devices no longer need to limit the switching device di/dt [9] , [10] . However, high dv/dt induced crosstalk is critical for SiC devices on account of the low threshold voltage and the large internal gate resistance [11] [12] [13] . Therefore, the gate drive of SiC devices should have the capability of crosstalk suppression; otherwise, SiC's switching speed has to be sacrificed to avoid the potential hazard of shoot-through failure induced by crosstalk [11] . During the turn-off transient due to the low negative allowable maximum gate voltage, the spurious gate voltage triggered by crosstalk can easily exceed the gate voltage rating of SiC devices. Hence, similar to the turn-on transient, crosstalk mitigation during the turn-off transient is necessary for the gate drive design [11] .
In addition to the switching speed and crosstalk, the switch stress, especially the overvoltages during the switching transient, is another critical factor that must be taken into account for fast switching SiC devices. Fig. 2 shows measured switching waveforms of Wolfspeed 1200-V/20-A SiC MOSFETs operating at 600-V/10-A with gate resistance of 0 Ω. Obviously, the overvoltage and ringing during the turn-on transient is more severe as compared to that during the turn-off transient. Therefore, it is better for the SiC gate drive to be capable of adjusting the driving capability during turn-on and turn-off transients separately.
Previously reported works have proposed several active gate drives for both Si and SiC devices. Generally, the main strategies include controlling gate voltage, gate current, and gate loop impedance [9] , [10] , [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] . To achieve dynamic gate control, a dedicated gate assist circuit needs to be designed based on electrical components (e.g., digital gate drive unit embedded programmable voltage/current source [14] , gate charger/discharger branches [10] ) and/or optical approach (e.g., optically triggered power transistors with tunable on-resistance capability [15] [16] [17] [18] ).
However, most of the prior active gate drive works focus on the di/dt and/or dv/dt control. In order to achieve separate gate control during different switching subintervals, a feedback control with sensors to identify different switching subintervals is usually employed. The feedback control is implemented by high bandwidth analog circuits with small signal transistors [9] , [10] , [ 21] , [22] or digital approach, such as field-programmable gate array with high-speed high-resolution D/A and A/D conversion [23] , [24] . Regarding fast switching SiC devices, the implementation of active gate drive is challenging. First, considering the switching time for SiC devices is as short as tens of nanoseconds, the propagation delay of the feedback control is a concern since it may be comparable, even longer than the switching time. Second, fast switching is always associated with parasitic ringing so that sensors that attempt to identify different switching subintervals are easily interfered, resulting in improper operation. Several researchers have investigated the SiC-based switching transition closed-loop control by either electrical approach [25] or optical approach [17] , [18] but with relatively slow switching speed. Also, limited active gate drive works focus on the crosstalk suppression, which is critical for SiC devices.
To fully utilize the high-speed switching performance of SiC devices, some of the prior gate drive studies focus on switching speed improvement [12] , [13] , while others merely concern crosstalk suppression due to the fast speed switching [26] [27] [28] [29] [30] . Few works have comprehensively investigated the overall switching performance improvement and the corresponding gate drive design criteria [31] . Furthermore, to achieve intelligent functionalities, auxiliary circuits are always needed. Although it may be simply integrated with existing gate drive circuit, from end-users' point of view, additional complexity is added along with the reliability concern due to extra components. Thus, the acceptance and adoption of these advanced gate drive techniques are limited unless all additions are embedded into an integrated circuit (IC). This paper proposes an IGD for fast switching and crosstalk suppression with less penalty of overstressing SiC devices and integrates the IGD circuitry into an IC, offering a simple, compact, and reliable solution for end-users to maximize benefits of SiC devices in actual power electronics applications. First, on the basis of the intrinsic properties of the SiC devices, the design criteria of the gate drive for both lower and upper switches in a phase-leg configuration during turn-on and turn-off transients are proposed. Second, according to this driving strategy, an IGD is introduced, and its structure and operation principle are presented. Third, a CMOS-based gate drive IC with embedded IGD circuitry is presented. Added functionalities, which is easily implemented by IC design techniques, to further enhance the capability of the proposed IGD are highlighted. Finally, a double pulse tester with Wolfspeed 1200-V SiC MOSFETs is established to demonstrate the validity and effectiveness of the proposed approach.
II. DESIGN CRITERIA OF GATE DRIVE FOR SIC DEVICES
Assuming the lower switch in a phase-leg configuration as the device under operation and the upper one to be the device under interference by crosstalk, the ideal gate voltages and gate loop impedances of each device during turn-on and turn-off transients are summarized as follows.
1) For the lower switch (i.e., the operating device) during the turn-on transient, the gate voltage is preferred to be the Based on the circuit symmetry, the operation principle during the switching transient of the upper switch, i.e., subintervals 5-7, as shown in Fig. 3(b) , is similar to that during subintervals 2-4. Specifically, subintervals 5-7 correspond to turn-on transient of the upper switch, on-state of the upper switch, and turn-off transient of the upper switch, respectively. According to the operation principle, the logic signals for the control of auxiliary transistors can be synthesized merely based on the logic signals of the main devices using several logic gates. Thus, through feedforward control, this gate assist circuit is well suited for SiC devices with fast switching capability. Table II summarizes the practically achievable gate voltages and resistances based on the proposed IGD versus the ideal gate voltages and resistors identified in Table I . It shows that the practical gate voltage/resistance under each switch status can almost meet the preferred gate voltage/resistance for fast switching and crosstalk suppression. Also note that the achievable gate resistances in Table II Fig. 3(b) ), it is preferred to be set as the switching time. Practically, considering that the switching time is operating condition dependent, it is recommended to set the duration based on the 
where V g L /V g H and R g L /R g H refer to gate voltages and resistors of lower and upper switches.
longest turn-on time, for SiC MOSFETs, under maximum operating voltage, current, and minimum operating temperature [32] . Therefore, the benefits of the proposed IGD can be fully utilized. Even better, delay time is adaptively tuned under different operating conditions allowing the maximum gate drive output voltage to follow the change of switching time to minimize the gate stress of SiC devices, although the physical implementation is challenging. Thanks to gate drive IC design techniques, the tunable delay time can be achieved based on several logic gates embedded into the IC. The details are highlighted in Section IV.
One concern in practice is that during the switching transient, the output voltage of the gate drive is preferred to be set as the maximum gate voltage rating of the device to achieve high-speed switching. Concerning the possible fast switching resultant parasitic ringing in the gate loop, especially during the turn-on transient, the gate-source terminals of the device may be overstressed. Several approaches can be employed to suppress this issue.
1) Carefully set the delay time between the main driving signal and auxiliary signal to be as close as the switching time. Or employ tunable delay time strategy based on gate drive IC technique to match the switching time under different operating conditions. Typically, the actual gatesource voltage of the power device is lower than the output voltage of the gate drive when the switching commutation is completed. Afterwards, the output voltage of the gate drive turns to be V 1 − V 2 . Then, sufficient gate voltage margin can be guaranteed. 2) Set the amplitude of maximum gate drive output voltage V 1 and −V 2 in Fig. 3 (a) to be slightly lower than the amplitude of device maximum gate voltage rating. For example, in experimental verification in Section V, −V 2 is set to be -5 V instead of -10 V, the maximum negative gate voltage rating of the device under test. 3) As described in Section II, select a relatively large gate resistor R g on for the turn-on transition to increase the damping factor and suppress the ringing in the gate loop. It is preferred to design the LRC resonant network in the gate loop to be a critically damped or overdamped system. 4) Integrate the IGD circuitry into an IC so as to reduce the parasitic inductance associated with the gate loop, then the parasitic ringing and its resultant gate voltage spike can be mitigated. Additionally, originating from the IGD in Fig. 3(a) , a simplified version consisting of only two auxiliary transistors (S a1 H and S a2 H or S a1 L and S a2 L ) with a simple modification of the CGD circuit (S 1 H and S 2 H or S 1 L and S 2 L ) is proposed. As shown in Fig. 5 , thanks to the independent source/sink outputs of the modified CGD circuit, this simplified alternative omits two auxiliary diodes (D off H and D a H or D off L and D a L ) employed in the aforementioned IGD, resulting in less complex auxiliary circuit and better gate drive performance since there will be no diode forward voltage drops involved in the gate loop. Note that compared with the aforementioned IGD, this simplified version has the same logic control signals for auxiliary transistors as well as operation principles. One limitation of utilizing this simplified alternative in practice is the lack of commercial off-the-shelf gate drive IC with independent source/sink outputs along with sufficient output voltage and sink/source current suitable for fast switching SiC devices. Also note that the proposed auxiliary circuit is transistor based and suitable for gate drive chip-level integration.
IV. CMOS GATE DRIVE IC WITH EMBEDDED IGD CIRCUITRY
To reduce the complexity of adopting the proposed IGD for SiC power conversion systems, a gate drive IC integrating the intelligent gate assist circuitry has been developed in a commercially available bulk Silicon CMOS process [33] . Since the gate drive IC itself is a complicated system [34] , in this paper, only function blocks related to the IGD circuitry are highlighted. source/sink outputs [see Fig. 6(a) ] as well as an intelligent gate assist circuitry for fast switching and crosstalk suppression of the SiC devices [see Fig. 6(b) ].
A. Output Buffer
The output buffer is based on the CMOS buffer topology. The output stage level shifts one of the complementary signals using high-voltage MOSFETs, diode-connected MOSFETs, and cross-coupled drain extended MOSFETs. The level-shifted signal then drives the high-side exponential-horn buffers while the low-side signal goes through the exponential-horn buffers. After the buffers, the output drivers activate to "push" and "pull" current to and from the off-chip load.
The same four voltage levels seen in the IGD are achieved by the gate drive IC through the use of the incorporated intelligent gate assist circuitry in Fig. 6(b) . The turn-on transient voltage level is achieved by the high voltage PMOS output driver and the NMOS intelligent gate assist driver being turned on. The turnoff transient voltage level to achieve the −5 V level is fulfilled by the high voltage NMOS output driver and the PMOS intelligent gate assist driver being turned on. Fig. 7 shows the four level voltage gate drive signal driving the gate node of a Wolfspeed 1200-V SiC MOSFET. The figure only utilizes a maximum of 15 V due to a design constraint associated with this prototype IC.
In addition, the gate drive IC has independent source and sink outputs that are connected off-chip. As shown in Fig. 5 , the separated outputs allow different gate resistances during turn-on and turn-off transients without the need for additional diodes as seen previously in Fig. 3(a) .
B. Tunable Delay
With the integration of the IGD design, additional functionality can be incorporated as well. The first being the ability to dynamically adjust the delay time between the main driving signal and auxiliary signal (i.e., subintervals 2 [t 1 − t 2 ] and 5 [t 4 − t 5 ] in Fig. 3(b) ). As discussed in Section II, since the switching time is dependent on the operating conditions and load characteristics, tunable delay allows for the maximum gate drive output voltage to follow the change of switching time to minimize the gate stress of SiC devices. This effect is achieved through the incorporation of current starved inverters in the intelligent gate assist circuitry in Fig. 6 (b) and can be controlled by the end-user through the current input node. Current starved inverters use current mirrors to power the PMOS and NMOS sections of an inverter instead of directly tying the inverter to V DD and V SS . In this fashion, the current mirrors' bias voltage limits the slew rate of the inverters allowing for a delay to propagate. Fig. 8 shows the results of the tunable delay being adjusted dynamically as the current mirror bias is changed. For this test setup, the delay is managed using a potentiometer but can easily be controlled dynamically in the future through the use of a microcontroller or other circuitry.
C. Variable Gate Resistance
With the goal of maximizing the switching speed of SiC devices without causing a severe overvoltage situation or parasitic ringing, to design a gate drive with tunable gate resistance is preferred for a range of different operating conditions. The overvoltage and parasitic ringing are highly dependent upon the operating conditions of the device, which means that a fixed gate resistance cannot achieve the best tradeoff between switching speed and parasitic ringing among a wide operating current range. To incorporate this functionality into the gate drive IC, an on-chip decoder is employed to drive "enable" signals to different buffers that pass-through the gate drive signals on to the different sets of output drivers. Each set of enabled output drivers adds devices in parallel to lower the on-resistance of both the high voltage PMOS and NMOS drivers. Fig. 9 details the schematic for the decoder to "enable" pins of the various on-resistance branches. 
V. EXPERIMENTAL VERIFICATION

A. Hardware Setup
A double pulse tester is constructed for the experimental verification, as shown in Fig. 10 . In this paper, Wolfspeed 1200-V/20-A SiC MOSFET is selected as the device under test. However, the proposed intelligent gate driving strategy can be leveraged for other SiC devices. Due to a design constraint associated with the current prototype IC, the effectiveness of the proposed driving strategy is demonstrated based on the gate drive with board level integration of the intelligent gate assist circuitry, as shown in Fig. 11 . As discussed in Section IV, more benefits can be expected based on the gate drive IC solution. According to the datasheet of the device under test, V 1 H and V 1 L are set to be 25 V, and V 2 H and V 2 L of 5 V are selected for the following experimental demonstration. Also, via controlling the logic signals of the auxiliary transistors (i.e., S a1 H and S a2 H or S a1 L and S a2 L in Fig. 3(a) ), this gate drive board is able to achieve the same function of the CGD with either 0 V turn-off gate voltage when auxiliary transistors S a2 H and S a2 L remain on during the switching interval or negative turn-off gate voltage if auxiliary transistors S a1 H and S a1 L stay on. Thus, by setting the mode selection jumper of the gate drive board in Fig. 11 , comparison experiments are carried out for four different groups to evaluate the effectiveness of the proposed IGD. As listed in Table IV , the first three comparison 
B. Experimental Results and Data Analysis
As can be observed in Fig. 12 , compared with the two-level gate voltages of the CGDs (i.e., 20/0 V of the first group and 20/-5 V of the second and third groups), the IGD can output four-level gate voltages (i.e., 25/20/0/-5 V) which are designed to best serve SiC MOSFETs under different switch states. Fig. 13 illustrates the switching speed comparison waveforms of four different groups under the operating condition of 600 V/20 A with 5-Ω gate resistance at room temperature. It shows that during the turn-on transient of the lower switch in Fig. 13(a) the turn-on time by using the IGD is reduced from 33.6 ns of the first gate drive and 32.8 ns of the second gate drive to 27.2 ns, i.e., decreases by up to 24% and 21% as compared to the first and second gate drives, respectively. The di/dt and dv/dt during the turn-on transient increase as well. Note that the second and third groups have the same gate voltage and resistance during turn-on. Thus, their switching performances are almost identical, which are worse than the switching behavior by using the IGD in the fourth group.
During the turn-off transient of the lower switch in Fig. 13(b) , thanks to the -5 V gate voltage and 0 Ω gate resistance, the IGD results in decrease of turn-off time from 53 ns (first gate drive) and 50 ns (second gate drive) to 34 ns, namely the turn-off time by using IGD reduces up to 56% (first gate drive) and 47% (second gate drive). The dv/dt during the turn-off transient increase as well. Since the gate voltage and resistance of the third group are the same as those of the IGD in the fourth group, the turn-off waveforms by using the CGD with asymmetrical R g is almost identical to those of the fourth group with IGD. The total switching loss by using the IGD decreases by 24%, 16%, and 10% as compared to that of the first, second, and third gate drives, respectively. Also note that the overvoltages during both turn-on and turn-off transients by means of the IGD are still within the acceptable ranges, although the switching speed increases significantly.
To identify the impact of crosstalk on the gate voltage of the nonoperating switch by using different gate drives, the waveforms of the lower switch are monitored during the switching transient of the upper one under the operating condition of 600 V/20 A with 5 Ω gate resistance at room temperature, as displayed in Fig. 14 . It shows that during the turn-on transient of the upper switch, the positive spurious gate voltage of the lower switch by using the IGD is minimized to be 0.9 V thanks to -5 V gate voltage with 0 Ω gate resistance as compared to 5.8 V of the first gate drive, 2.8 V of the second gate drive. Since the gate voltage and resistance for the third gate drive are identical to the IGD but with slower switching speed, its lower spurious gate voltage during the turn-on transient is reasonable.
During the turn-off transient of the upper switch, the negative spurious gate voltage of the IGD is minimized to be -3.5 V thanks to 0 V gate voltage with 0 Ω gate resistance as compared to -5.4 V of the first gate drive, -9.8 V of the second gate drive, and -10.4 V for the third gate drive. Also note, the measured gate voltage is the voltage across the external gate-source 
terminals of the device. Considering the relatively large internal gate resistance, the internal gate voltage will be worse than the observation. For the tested SiC devices, -10 V is the maximum allowable negative gate voltage. Fig. 15 presents the comparison test results of dependence on the load current under the dc-bus voltage of 600 V with 5-Ω gate resistance. In order to clearly demonstrate the effectiveness of the IGD, the switching loss and switching time under first, second, and third groups are normalized based on that under the fourth group, which are listed in Table V . It shows that under different load currents, as compared to the CGD in first, second, and third groups, the IGD is able to reduce the total switching loss [see Fig. 15(b) ], minimize the peak value of negative spurious gate voltages within its required range [see Similarly, Figs. 16 and 17 illustrate the comparison test results of dependence on dc-bus voltage, gate resistance, and junction temperature. Similar as that in Fig. 15 , the switching loss and time for the first, second, and third groups are normalized according to the conditions for the fourth group listed in Tables VI and VII, respectively. The experimental results show that with different dc-bus voltages and gate resistances at varying junction temperatures, the IGD in the fourth group has the capability to improve the switching behavior of power devices in a phase-leg in comparison with the CGD, such as reduced total switching loss and switching time during both turn-on and turn-off transients as well as minimized peak value of negative spurious gate voltage due to the suppression of crosstalk. Moreover, the voltage spikes during both turn-on and turn-off transients by means of the IGD slightly increase, but far below the breakdown voltage of the tested device. total, the proposed IGD has the capability of improving the overall switching performance of SiC devices.
C. Discussion and Summary
Compared with hard switching applications, more limited benefits can be obtained by employing the proposed IGD in soft-switching circuits where the soft turn-on is achieved, such as improved turn-on speed and energy loss. But still decreased turn-on delay time, minimized negative spurious gate voltage due to crosstalk, and lower turn-off time and energy loss for the first two CGDs can be achieved by the proposed IGD.
Furthermore, to reduce the complexity, all transistor-based IGD circuitry is integrated into the gate drive IC. The replacement of the IGD board with an IC effectively lowers the gate impedance loop by reducing the number of on-board traces and moving essential traces to inside the chip. Also, additional functionalities which are easily implemented by IC design techniques (e.g., variable gate resistance, tunable delay) are incorporated to further enhance the capability of the proposed IGD. In the end, it offers a simple, compact, and reliable solution for end-users to maximize benefits of SiC devices in actual power electronics applications. Fig. 19 depicts the gate drive IC and its volume advantage over the conventional printed circuit board gate drive setup.
VI. CONCLUSION
Based on the intrinsic characteristics of SiC devices, an IGD employing two auxiliary transistors together with two diodes is proposed for fast switching and crosstalk suppression in a phaseleg configuration. The test results with Wolfspeed 1200-V SiC MOSFETs verify that this approach has the capability of tuning the gate voltage and gate loop resistance during different switch states so that the lower and upper switches in a phase-leg can be best served. As compared to the CGDs, the overall switching performance has been improved by means of the proposed IGD: switching time decreases by up to 24% during turn-on and 56% during turn-off at the tested operating point with the switching energy loss reduced by 24% under the tested operating point. The spurious gate voltages induced by crosstalk are always maintained within the required range for shoot-through mitigation and device reliability enhancement during both turn-on and turn-off transients. Furthermore, a CMOS gate drive IC embedding the proposed IGD circuitry is developed to eliminate the complexity for end-users. Additional functions, including tunable delay time and variable gate resistance, can further enhance the capability of the proposed IGD to increase the utilization of the high switching-speed capabilities of SiC devices in actual power electronics applications. Dr. Wang is a founding member and the Technical Director of the multiuniversity National Science Foundation/Department of Energy Engineering Research Center for Ultra-wide-area Resilient Electric Energy Transmission Networks led by The University of Tennessee.
